Wat dirty copy/paste

vraag en antwoorden vanuit reddit
https://www.reddit.com/r/..._athlon_radeon_and_other/[–]whatever0601 296 points 16 hours ago
Could you speak to ECC being disabled in these CPUs?
permalinkembed
[–]AMD_RobertTechnical Marketing[S] 476 points 16 hours ago
ECC is not disabled. It works, but not validated for our consumer client platform.
permalinkembedparent
[–]nagvx 163 points 15 hours ago
What does "validated" mean in this context? What sort of stumbling-block does that represent to those who want ECC? Will it still be possible to build ECC-enabled servers with consumer-grade (and consumer-price-range) hardware on the Ryzen platform?
There are a significant portion of users who want ECC for their NAS/Homelab setups.
permalinkembedparent
[–]AMD_jamesProduct Manager 339 points 15 hours ago
Validated means run it through server/workstation grade testing. For the first Ryzen processors, focused on the prosumer / gaming market, this feature is enabled and working but not validated by AMD. You should not have issues creating a whitebox homelab or NAS with ECC memory enabled.
permalinkembedparent
[–]ShermanLiu 145 points 15 hours ago
So the Ryzen has full ECC support, if I install a ECC memory, it would work in ECC mode, not non-ECC mode?
permalinkembedparent
[–]AMD_jamesProduct Manager 300 points 15 hours ago
yes, if you enable ECC support in the BIOS so check with the MB feature list before you buy.
permalinkembedparent
[–]tolga9009E3-1245v2 / R9-280X / Windows 10 Pro 185 points 15 hours ago
Thank you for the answer! So, the AM4 platform / socket theoretically has everything to fully support ECC and it's only up to mainboard manufacturers. Is that correct?
permalinkembedparent
[–]AMD_RobertTechnical Marketing[S] 291 points 14 hours ago
Bingo.
permalinkembedparent
load more comments (5 replies)
[–]AMD_jamesProduct Manager 102 points 14 hours ago
Yes, it's down to BIOS support.
[–]nermerno 213 points 16 hours ago
Where do you guys think Ryzen is lacking? Was there something about Ryzen that you felt like could have been improved but wasn't due to constraints?
permalinkembed
[–]AMD_LisaSuCEO of AMD 352 points 15 hours ago
I am really happy with what we have done with Ryzen. Getting >52% performance improvement in one generation is really really hard. In new product development, you always learn a lot and we have our list of things that we are adding to Zen2 and Zen3 to get even more performance going forward.
permalinkembedparent
[–]kaolFX-8350 / 32GB ECC / Radeon 6570 305 points 15 hours ago
ZEN3 CONFIRMED.
... wait, this wasn't Gaben?
[–]Brian373K 436 points 16 hours ago
On behalf of /u/earth418 who couldn't be with us today:
Is Zen 2 going to come out ~February to March 2018 like Zen 1, or will it come earlier/later?
Who had the biggest role in the creation of Ryzen? Was it you? Jim Keller? Someone else?
What provoked you to make an RGB Stock cooler? (stupid question probably corsair)
What/When was a huge breakthrough during the Ryzen development?
Thank you Mrs. Su for listening to/answering my questions and getting in touch with social media and the subreddit (and if you don't respond to these... yeesh this got awkward)
permalinkembed
[–]AMD_LisaSuCEO of AMD 612 points 16 hours ago
Thanks for your questions.
(1) Zen2 - can't comment just yet on release timing, just tell you that we have a large team working on it (2) In terms of the creation of Ryzen, I am really really really PROUD of our team. To build something like Ryzen takes really smart people coming together around a big, audacious goal and the Ryen team did it. The lead architect on Ryzen was a guy named Mike Clark and together with the entire global team, made Ryzen a reality. (3) We thought RGB stock cooler would look really cool... :-) (4) The biggest breakthrough was getting first silicon and seeing the IPC performance actually doing better than our commitments.... that was super cool and fun. Incredible excitement in the lab.
[–]usmanmuumAMD 478 points 16 hours ago
Why there is huge discrepancy is gaming benchmarks for reviewers today? Is this something related to BIOS update?
permalinkembed
[–]AMD_RobertTechnical Marketing[S] 413 points 15 hours ago
In addition to Lisa's comments, there are also some variables that could affect performance:
1) Early motherboard BIOSes were certainly troubled: disabling unrelated features would turn off cores. Setting memory overclocks on some motherboards would disable boost. Some BIOS revisions would plain produce universally suppressed performance.
2) Ryzen benefits from disabling High Precision Event Timers (HPET). The timer resolution of HPET can cause an observer effect that can subtract performance. This is a BIOS option, or a function that can be disabled from the Windows command shell.
3) Ryzen benefits from enabling the High Performance power profile. This overrides core parking. Eventually we will have a driver that allows people to stay on balanced and disable core parking anyways. Gamers have been doing this for a while, too.
These are just some examples of the early growing pains that can be overcome with time.
[–]killver 103 points 16 hours ago
But isn't it unfair to compare CPUs if there is GPU bottleneck? Then all CPUs will perform similarly.
permalinkembedparent
[–]AMD_RobertTechnical Marketing[S] 308 points 15 hours ago
First, I think it's important that readers get a complete picture of a processor. People who have 1440p and 4K displays deserve to read how their potential processor will perform on the monitor they have. Don't you agree?
We're also not shying away from the 1080p results. We clearly have some work to do with game developers on some of these titles to invest in the vital optimizations that can so dramatically improve an application's performance on a new microarchitecture. This takes time, but we'll get it done.
But what's also clear is that there's a distribution of games that run well, and a distribution of games that run poorly. Call it a "bell curve" if you will. It's unfortunate that the outliers are some notable titles, but many of these game devs (e.g. Oxide, Sega, Bethesda) have already said there's significant improvement that can be gleaned.
We have proven the Zen performance and IPC. Many reviewers today proved that, at 1080p in games. There is no architectural reason why the remaining titles should be performing as they are.
permalinkembedparent
[–]amam33i5 4690k 4.5 GHz | Red Devil RX 480 104 points 14 hours ago
There is no architectural reason why the remaining titles should be performing as they are.
That's actually a really good point. I understand that most of your comment is a really conservative approach to admitting that there are performance issues in some CPU bound games, but that was still informative. Thanks!
[–]TrueVision7 226 points 16 hours ago
Hello and thank you for the AMA AMD-Team!
I've got three questions:
What is your plan with the AM4 Platform and its future?
Will there be substantial software updates for the first Ryzens and early adopters (in regards to the problems occuring right now) or just new processors with improvements?
Is the line-up as of now considered to be more workstation-like and the R5/R3 series to be the gaming processors (possibly higher (oc)clocks)?
Thanks in advance and have great day!
permalinkembed
[–]AMD_jamesProduct Manager 195 points 14 hours ago
1 We plan for AM4 to be around a long time. Future generations of processors will be delivered into the socket at many price points.
2 We are working with both the motherboard makers and game developers to address performance challenges. We want to ensure the best possible performance from Ryzen is delivered.
3 We definitely want to redefine the market by bringing Ryzen 7s multithread performance to the sub $500USD market. We see great results at higher resolutions for gaming, and as we work with developers on learning how to use Zen cores we expect to see an improved 1080p gaming experience as well.
[–]nallarR7 1700 | GTX 980 398 points 16 hours ago
Hi,
In some workloads SMT seems to be causing lower framerates.
Have AMD seen this behaviour in testing? If so, have you identified the cause and would you be willing to share it? I'm interested in whether it's an issue with the processor, the specific software, or maybe an issue with the windows scheduler and high thread counts.
Thanks for your time
permalinkembed
[–]AMD_LisaSuCEO of AMD 742 points 16 hours ago
Thanks for the question. In general, we've seen great performance from SMT in applications and benchmarks but there are some games that are using code optimized for our competitor... we are confident that we can work through these issues with the game developers who are actively engaging with our engineering teams.
permalinkembedparent
[–]TrevBlu192500K OC 4.2 | R9-480X 8GB | FreeSync 1440p IPS | 8GB RAM 100 points 16 hours ago
This might be stupid question but can gpu drivers help alleviate this too?
permalinkembedparent
[–]AMD_RobertTechnical Marketing[S] 357 points 15 hours ago
No, this is strictly CPU scheduling within the game.
permalinkembedparent
[–]TrevBlu192500K OC 4.2 | R9-480X 8GB | FreeSync 1440p IPS | 8GB RAM 60 points 15 hours ago
Thank you sir.
[–]LedLevee 61 points 16 hours ago*
What's the time frame on those improvements? Ball park of course... 1 month, 2 months, half a year, 1 year?
permalinkembedparent
[–]AMD_RobertTechnical Marketing[S] 284 points 16 hours ago
To be perfectly frank, it's always difficult to estimate the timetables for these things. Every developer has their own schedule. But, for example, Oxide Games, Bethesda and SEGA are already engaged with us for some near-term optimizations. We're confident that this is not a long-term project.
//edit: words
permalinkembedparent
[–]TERAFLOPPER 60 points 16 hours ago
When you say you're engaged with developers for near-term optimizations are you referring to alterations to game code directly by the developer via game patches or are you talking about Windows scheduling patches or perhaps other means? Would appreciate some more clarity here.
permalinkembedparent
[–]AMD_RobertTechnical Marketing[S] 145 points 15 hours ago
Game code.
permalinkembedparent
[–]JonathaN7Shepard 21 points 14 hours ago
I'm an indie game dev, are there any AMD articles available to read on game architecture that does well for Ryzen? Any preferred data accessing patterns?
permalinkembedparent
[–]AMD_RobertTechnical Marketing[S] 33 points 12 hours ago
Hi. Check Ken Mitchell's presentation coming out of GDC, and look forward to the ucpoming optimization guide.
[–]Cjhom89 37 points 16 hours ago
Hi Lisa,
What improvements are in the works via software/firmware updates to the Ryzen 7 series chips?
Thanks, Chris
permalinkembed
[–]AMD_RobertTechnical Marketing[S] 65 points 14 hours ago
Lisa had to take off to do some media interviews, but I can help!
Our next steps are to continue working with motherboard vendors to further refine their BIOSes. We're also working with game devs to address the cases where SMT is a performance reduction, or the game does not perform comparably to our competition. Based on IPC, clockspeeds, non-gaming performance that our performance should be more or less identical. In the cases where it's not, we'll get it addressed.
[–]_a__w_ 94 points 16 hours ago*
Hello and thanks for doing this AMA.
Professionally, I work with massive compute farms as well as being a committer on the Apache Hadoop project. I suspect this is one of the target markets for this first generation of Ryzen. After reading some of the reviews this morning, I'm left with a few key questions/concerns:
1) Are we going to see more PCIe lanes in the future? With the move to bigger machines vs. smaller machines, I'm concerned if there is enough IO to drive the storage requirements of something like Apache Hadoop when it is going full throttle.
2) Is there going to be more work on dropping the power requirements? The 95 TDP is fantastic compared to the 140 TDP of your competitors, but some reviews have pointed out that the power draw appears to be the same. It's no secret that building multi-million-watt data centers is a huge issue.
3) The benchmarks are also showing slow memory access/bandwidth issue. On one hand, all of the benchmarks have been running under Windows, so I'm hoping this is just a driver issue. But if it isn't, what's the plan on addressing that problem? Granted, no one wants to deal with the complexities of quad memory configurations but if that's what it takes, will AMD move to that?
Thanks!
permalinkembed
[–]AMD_RobertTechnical Marketing[S] 33 points 10 hours ago
1) It's important to remember that Ryzen is a client consumer processor. For about 98% of the desktop market (a literal number), the workloads fit comfortably into 40 PCIe lanes and dual channel RAM. We need to focus on what's big before we can focus on what's small. You'll see that as a guiding hand in the platform decisions for Ryzen. Certainly Ryzen straddles the line between "workstation" and "desktop," which comes with pros and cons for each type of user. But overall I think a broadside against the high-performance market is what AMD needed.
2) Consider our 65W/8C16T Ryzen 7 1700.
3) We do not plan to move to quad channel on Ryzen. That sort of takes me back to answer #1. Memory controller is an area of improvement for us, but few consumer workloads are latency sensitive in the DRAM subsystem, and it was of greater significance to focus on cache, branch prediction, and engine throughput to lift our overall performance in Zen.
[–]AMD_jamesProduct Manager 275 points 15 hours ago*
1st) Is the core communication between complexes handled via a interconnect between the L3 caches or does it use some other method that is more core-to-core direct?
A1: The infinity fabric handles core to core communication across complexes. When a core requests data that is not inside the CCX L3 a strobe to both the adjoining L3 and main memory is made, and the data returned either via the infinty fabric internal connection or memory controller, based on the location.
2nd) what is considered the smallest unit of Zen; a whole complex with L3, a whole complex without L3, a single core with L1 & L2 and access to L3, or a single core without L3?
A2: As described at Hot Chips, our Zen core complex including L3 is the 'building block'.
3rd) Is the complex limited to four core configuration or could you scale it to say six or eight cores per complex for "10nm", "7nm" or "5nm" nodes. As in is it an engineering decision or an engineering limit?
A4: The limit is our design target based on workload analysis and flexibility of production for each business need.
4th) Is AMD going to release pure CPU chips for mobile or are there only going to be APUs or cut down APUs?
A4: Later this year we will release Raven Ridge, which features Zen cpu cores and next gen graphics. We have not disclosed any further details on mobile chips.
5th) Will there be (consumer) APUs with more than 4 cores. Say 6 or 8? (on 14nm)
A5: See above.
6th) What are the plans for embedded CPU/APU products using ZEN, will there be altered core the "same way" there is Jaguar and Puma cores, or will pure lowering of operating frequency be enough?
A6: Zen will enter all lines of business products over time, and the products will be tailored to the market needs. The specifics will be announced when we disclose the product details.
7th) Will all Zen products have all of the instruction sets and platform extensions, or could lower end chips lose features like virtualization?
A7: In the consumer client space we have no plans to turn off virtualization or features.
8th) Will Zen 2 have FMA4?
A8: For full instruction set details see the Hot Chips presentation, but no, FMA4 is not supported, FMA3 is.
9th) Does AM4 / consumer ZEN support ECC memory?
A9: ECC is enabled on Ryzen and AM4.
10th) What are the limiting factors of XFR, temperature voltage and power consumption?
A10: The XFR limit is a hard fused limit, and the basis of core frequency is the TDP available for the chip.
11th) How does XFR know what frequencies and voltages are stable?
A11: We characterize each chip as it comes off the line to understand the frequency voltage curve at a 25Mhz/6mv level of accuracy. This helps us select the processors for different models.
12th) What are the plans on supporting overclocking, will there be locked and unlocked multiplier CPUs or are all CPUs essentially restrictionless?
A12: All Ryzen CPUs are unlocked, when used with B350 or X370 motherboards.
12½th) Is there any plan on having per core overclocking in BIOS?
A12.5: Yes, we are looking into developing and enabling this feature.
13th) Is AMD going to release a HEDT (prosumer/professional/workstation) platform. something like an overclockable (12-, 14-,) 16-core platform/product that would have quad memory channels with ECC?
A13: We cannot speculate on unannounced products, sorry.
13½th) Are there going to be native, non-MCM, 16-core (HEDT) products?
A13.5: See above, sorry
14th) Does AMD use any design rule like Intel used with Nehalem, where for every 1% increase in power consumption the feature needed to provide a 2%, or better, increase in performance, when designing the CPU?
A14: For Zen, the brief was to increase performance by 40% without increasing power at all. We achieved 52% without raising power.
15th) What cell design is used for the caches, 6T, 8T or 9T? Are all the caches in the same density?
A15: Please see our ISSCC presentation for product details.
16th) Based on a rumor / code patches AMD has a fast interconnect for MCM link operation called GMI. Is this something that AMD could bring outside of the cpu package akin to NVLink, and trickle it down from servers to workstations/HEDT to high end consumer parts and at the end to all consumer parts?
A16: We cannot speculate on unannounced possible features.
17th) Has AMD done any research into using HBM as L4 cache?
A17: Currently HBM research is focused on GPU opportunities
18th) Has there been any research by anyone on using vaporchamber as IHS instead of the current solid copper with nickel and gold plating.
A18: No, but that's an interesting idea that I'll pass along.
19th) What do you think about 10nm and 7nm fabrication processes and their cost effectiveness when they require a lot more manhours to design the chip?
A19: As a high performance chip design company, we will investigate any avenue that offers potential for more competitive products that deliver winning experiences.
[–]assovertitstbhfam 81 points 16 hours ago
There were reports that AMD specifically told motherboard manufacturers to delay mini-ITX launch, can you confirm/deny/explain that? Also, are Bristol Ridge APUs ever going to be released to the public?
permalinkembed
[–]AMD_jamesProduct Manager 181 points 16 hours ago
AMD did not ask for any delays on mini-ITX, rather the partners are free to release when their product line is ready.
We will introduce 7th Gen A-series APUs for socket AM4 in the channel later this year.