code:
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
| **********************************************
* CPUID v0.6 BETA *
* *
* bugreports: cpuid@schijf.org *
**********************************************
Processors 1 CPU
CPUID level 1 / 8
Vendor AuthenticAMD
Processor AMD Duron ~1000 MHz
Name string AMD Duron(tm) processor
Signature 0x670
Family 6 Model 7
Generation 7
Revision A0
Core Morgan
Technology 0.18 micron
Package CPGA
Socket Socket A
Press a key to show processor features
Processor features
^^^^^^^^^^^^^^^^^^^^^^^^^^^
Floating-Point unit on-chip yes
Virtual mode extension yes
Debugging extension yes
Page size extension yes
Time stamp counter yes
Model specific registers yes
Physical address extension yes
Machine check exception yes
CMPXCHG8 instruction support yes
On-chip APIC hardware support no
Fast system call yes
Memory type range registers yes
Page global enable yes
Machine check architecture yes
Conditional move instruction supported yes
Page attribute table yes
36-bit page size extension yes
Press a key to see features page 2
Processor features - continued
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
MMX supported yes
Fast floating point save and restore yes
Streaming SIMD Extension supported yes
SYSCALL and SYSRET instructions yes
Multi-processing capable no
SSE MMX Extensions supported yes
3DNow! supported yes
3DNow! Extensions supported yes
Temperature sensing diode yes
Frequency ID control no
Voltage ID control no
Press a key to show TLB and cache info
TLB and cache info
^^^^^^^^^^^^^^^^^^
L1 instruction cache 64 KByte
L1 instruction cache associativity 2-way associative
L1 instruction cache line size 64 Byte
L1 data cache 64 KByte
L1 data cache associativity 2-way associative
L1 data cache line size 64 Byte
L2 cache size 64 KByte
L2 cache associativity 8-way associative
L2 cache line size 64 Byte
TLB size (code / data) 4 / 4 KByte
TLB associativity (code / data) full / full associative
TLB entries (code / data) 16 / 32 Byte
TLB 2/4 size (code / data) 2048 / 2048 KByte
TLB 2/4 associativity (code / data) full / 4-way associative
TLB 2/4 entries (code / data) 8 / 8 Byte
Done! Kick your keyboard to exit |
Steeds mooier dat progje
Und jeden Tag versagen wir ein weiteres Mal,
und jeden Tag versagen wir ein weiteres Mal.
Wenn ich Du wär, lieber Gott,
und wenn Du ich wärst, lieber Gott,
glaubst Du, ich wäre auch so streng mit Dir?