Basically super bypass removes some unnecessary memory latencies between the main memory and CPU. How much of the memory latency does super bypass remove? AMD-documents claim that super bypass reduces the latency by no less than 25%! One of the primary goals for any chipset designer is to develop a chipset that can communicate to the different internal buses with the least amount of latencies for each transaction. Take a look at AMD 750 chipset diagram below.
Thnx
:strip_icc():strip_exif()/u/3550/S2462.jpg?f=community)